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Abstract 
This paper presents a compact multiple-valued mask- 
programmable logic array (MPLA) based on a MINITSUM 
(MINimunl/Truncated-SU~~ two-level synthesis, A univer- 
sal literal in the MIN plane is decomposed into a threshold 
literal and a logic-value conversion (LVC) that is shared in 
the same column of the MINplane. Since a threshold literal 
can be designed by using a singlejoating-gate MOS tran- 
sistor, U compact MIN plane can be implemented in the pro- 
posed MPLA. Any arbitrary universal-literal circuits can 
be realized by programming the threshold voltage of the 
corresponding Jloating-gate MOS transistor and selecting 
an appropriate LVC as an input variable. The performance 
of the proposed MPLA is evaluated under a 0 .8pm CMOS 
design. It is demonstrated that its performance is superior 
to that of conventional PLA ’s. 
1. Introduction 
Hardware realization of logic networks is generally 
time-consuming and expensive. Also, once logic func- 
tions are realized in hardware, i t  is difficult to change them. 
In some cases, one needs logic networks that are easily 
changeable. One such case is logic networks whose output 
functions need to be changed frequently, such as control 
logic in microprocessors. One possible method to solve 
the above problem is to use programmable logic arrays 
(PLA’s)[ 1 I, El. 
On the other hand, it has been known that multiple- 
valued integrated circuits have attractive features which 
make the numbers of active devices and interconnections 
reduced in comparison with that of the corresponding bi- 
nary ones. From this point of view, various multiple-valued 
PLAs have been proposed[3]-[5]. A CMOS current-mode 
multiple-valued PLA based on a N O W S U M  (truncated- 
sum) two-level synthesis has been integrable by using a 
CMOS process and has consumed less silicon area of a 
TSUM plane by using current-mode logic circuits. How- 
ever, since the number of transistors to realize a multiple- 
valued universal literal becomes large, i t  has been difficult 
to realize a compact NOR plane in the PLA. 
This paper presents a new multiple-valued mask- 
programmable logic array (MPLA) based on a MIN/TSUM 
two-level synthesis. A universal literal in a MIN plane is 
represented by a threshold literal [6], [7] together with per- 
mutation of a multiple-valued input signal, called a “logic- 
value conversion (LVC).” Since an LVC can be shared by 
universal literals in the same column of a MIN plane, only 
the threshold literals are realized in the MIN plane. 
Moreover, a threshold-literal circuit is easily designed 
by only a single floating-gate MOS transistor whose thresh- 
old is programmable by controlling the charge on the float- 
ing gate[8]. Consequently, a successive universal literal cir- 
cuit can be designed simply. 
It is demonstrated that the size of the proposed multiple- 
valued MPLA is one fourth of that of the conventional 
multiple-valued PLA in a MIN plane. The switching speed 
of the proposed multiple-valued MPLA is evaluated to be 
comparable with that of the conventional multiple-valued 
PLA by SPICE simulation. 
2. Model of a multiple-valued PLA 
In the following discussion, let the set of logic values 
L = {0,1, .  . . , R - 1). Any R-valued n-variable func- 
tion can be designed by using an R-valued PLA which 
is a MIN/TSUM two-level logic circuit. An R-valued 
n-variable function f ( X 1  , Xz, . . . , X,) is expressed as 
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the truncated sum of product terms as follows: 
where O#PjcL, X , E L ,  S C L ,  the symbols and n stand 
for the truncated sum and the MIN operator, respectively, 
and X s  is a universal literal which is defined as[3],[4] 
(2) 
R - 1  i f X E S  
otherwise. 
In the following description, we formulate the above 
universal literal using a logic-valued conversion(LVC) and 
a simple threshold literal. An LVC is a permutation of an 
input value that transforms an R-valued input value into an 
arbitrary R-valued output value. The LVC is a one-variable 
function f(x) which is defined as 
po i f X  = 0, 
p l  i f X  = 1, 
p ~ - l  i f X =  R - 1  
(3) 
where X ,  X’ ,  p,(O<i<R - 1)eL. For simplicity, the func- 
tion f(x) is described as 
A multiple-valued threshold literal D y  ( X )  is an R- 
valued-input binary-output function which is defined as 
( 5 )  
R-1 i f X < Y  
otherwise 
z = D ( X , Y )  = D y ( X )  = { 
where X ,  Y E L  and z ~ ( 0 ,  R - 1). Using the above def- 
initions, any R-valued universal literal Xs is represented 
as 
xs  = D y ( X ’ )  = D y ( f ( X ) ) .  (6) 
For example, in the case of R = 4, a universal literal 
X{’>3} is represented by a multiple-valued threshold literal 
D l ( X ’ )  where the 4-valued input X is permuted to X’ = 
f =< 2,0 ,3 ,1  > as shown in Fig.1. 
3. Design of a multiple-valued MPLA 
The proposed multiple-valued MPLA consists of a MIN 
plane and a TSUM plane as shown in Fig.2. In the fol- 
lowing discussion, we discuss about the structure of a MIN 
plane because the TSUM plane is the same configuration 
of a conventional multiple-valued PLA[3]. 
(a) Universal literal 2’s3! 
Threshold 
LVC 
X ?  
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X’ 
(c) Threshold literal Di(X’) (b) LVC f=<2,0,3,1> 






Structure of the proposed multiple-valued 
3.1. Multiple-valued threshold-literal circuit 
A multiple-valued threshold literal whose function is 
described in Eq.(5) can be designed by using a single 
floating-gate MOS transistor. Figure 3 shows a multiple- 
valued threshold-literal circuit. A floating-gate MOS tran- 
sistor has been used as a memory cell of multilevel flash 
memories[9]-[ 121 and it has two gates which are a control 
gate and a floating gate. The control-gate voltage V, and 
the threshold voltage V, in a floating gate MOS transistor, 
which correspond to an external input X and a stored value 
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Table 1. Relationship between logic values and voltage lev- 
els. 
Logic va1ue:X 1 0 1 1 1 2 1 3 1  
Logic value:Y 
Threshold voltage:Vt[V] 
0 1 1 2  3 
0.8 2.5 I 4.2 5.8 
t 
- 
Figure 3. Multiple-valued threshold-literal circuit. 
Y ,  respectively, are given in R-valued logic as 
V d d  v, = - 
R - 1  
(Y + 0.5) V d d  v,=- R - 1  
(7) 
where V d d  is a power supply voltage. In 4-valued logic with 
V d d  = 5v, v, and & given by Eqs.(7) and (8), respectively, 
are shown in Table 1. 
3.2. LVC circuit for a 4-valued universal literal 
Figure 4 shows a circuit diagram to generate 6 LVC out- 
put signals. A 4-valued input signal is decoded to 4-bit 
binary signals, which is used as the control signals of pass 
transistors whose inputs are directly connected to one of 4 
different supply voltage sources. 6 kinds of LVCs are real- 
ized by programming the input signals to pass transistors. 
The circuit configuration of the decoder is shown in Fig.5. 
X 
1 I 
f t  f2 














Figure 5 .  Circuit diagram of a 4-valued decoder. 
Figure 6. 4-valued universal-literal circuit. 
3.3. Structure of the MIN plane 
A 4-valued univeral-literal circuit is composed of a sin- 
gle LVC circuit and a single threshold-literal circuit as 
shown in Fig.6. One of 6-LVC output signals is selected 
as an input of a floating-gate MOS transistor by mask- 
programming of metal layers. At least, 6 LVCs are required 
to realize any 4-valued universal literal[2]. Consequently, 
selecting an appropriate LVC, any 4-valued universal literal 
can be designed by using a single 4-valued threshold-literal 
circuit which is realized by a single floating-gate MOS 
transistor. For example, the following 6 kinds of LVCs, 
f1, f2, f3, f4,  f5 and f69 can be selected as 
f l  =< 1,3 ,0 ,2  >, f2 =< 2,0 ,3 ,1  >, f3 =< 0,1 ,2 ,3  >, 
f4 =< 3, 2, 1, O >, f5 =< 1, 2, 3, 0 >, f6 =< 2, 0, 1, 3 > . (9) 
Figure 7 shows a circuit to realize a product of univer- 
sal literals in the MIN plane. The wired-AND logic is ef- 
fectively used for the MIN operation of universal literals. 
Each output of the MIN plane is preliminarily precharged 
to Vdd. When XES in a universal literal X s ,  an LVC cir- 
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Figure 8. Structure of a binary PLA. 
cuit outputs a lower voltage than the threshold voltage of 
a floating-gate MOS transistor. If all universal literals sat- 
isfy Xi€,!&, the output voltage Vout of the circuit shown 
in Fig.7 remains V d d .  Otherwise, VoUt is pulled down to a 
ground level. 
4. Evaluation 
In order to evaluate the compactness and speed of the 
proposed 4-valued MPLA, we compare the performance of 
the proposed 4-valued PLA with that of a binary PLA [ 11 
and a conventional 4-valued PLA [3] in this section. 
4.1. Comparison of transistor counts in PLA's 
Figure 8 shows a structure of a binary PLA based on 
AND/OR two-level synthesis. In the binary PLA, two-bit 
inputs are required to represent the corresponding 4-valued 
signal, where each bit is represented by two-rail comple- 
mentary binary signals. Consequently, 4-bit lines are re- 
quired to represent a single 4-valued input variable. 
On the other hand, Figure 9(a) shows the overall 
structure of a conventional 4-valued PLA based on a 
NOR/TSUM synthesis [3]. Figure 9(b) shows a literal gen- 
Univcpnl lileral J4ulli-mpul NOR 
* ,  . . .  , . .  
1 :  . . .  ; . . .  
I I r '  ~ . . .  : 
i ,  . . .  
plmt 
(a) Overall structure. 
9 Binary inverter 
X 
(b) Circuit diagram of a 4-valued literal generator. 
Figure 9. Structure of the conventional 4-valued PLA. 
erator, in which a 4-valued input variable is decoded to 4 
binary signals. Therefore, the number of transistors in the 
NOR plane of the conventional 4-valued PLA is the same 
as that in the AND plane of the binary PLA. However, the 
number of transistors in the TSUM plane of the conven- 
tional 4-valued PLA is reduced to half in comparison with 
that in the OR plane of the binary PLA because the use of 
4-valued current outputs in the TSUM makes the number 
of output lines half. 
In the proposed multiple-valued MPLA, a universal- 
literal circuit in the MIN plane can be implemented by us- 
ing a single floating-gate MOS transistor together with us- 
ing an appropriate LVC. The number of transistors in the 
MIN plane of the proposed 4-valued MPLA becomes one 
fourth in comparison with that in the NOR plane of the con- 
ventional 4-valued PLA. Table 2 summarizes the number of 
transistors that are required the above three kinds of PLA's. 
4.2. Comparison of performances in PLA's 
Figures 10 and 11 show the transient analysis of the 
proposed 4-valued MPLA and the conventional 4-valued 
PLA, respectively, by SPICE under a 0.8pm CMOS pro- 
cess parameter. In the SPICE simulation, a unit current I ,  
of a 4-valued PLA is 20pA. Since precharge-evaluate logic 
with a single-phase clock is used in both 4-valued PLA's, 
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Table 2. Comparison‘of transistor counts. 
Binary Conventional Proposed 
No. of transistors 4.n.k 4.n.k 
(in a MIN plane) 
No. of transistors 2.m.k m.k m.k 
(in a TSUM plane) 
80 a 
M) a. ................... ............I ................................... i .......... 1 ....... L “..i..~.-...-..-..-..-t., - ,< 
! I  
! I  
: I  
n: No. of 4-valued inputs, k :  No. of product lines 
m: No. of 4-valued outputs 
! I  
i I  
! I ,  0.0’ > 
i ‘I 
- 2 O O i  ....................................... ; ....................................... i ............................................................................... j.. 
300 32 5 35 0 37.5 40.0 
nine ns 
Figure 1 1. Transient analysis of the conventional 4-valued 
PLA . 
-200: ............................................................................. i ....................................... : .......................................... 
Time ns 
300 32 5 35.0 37 5 40 0 
Figure 10. Transient analysis of the proposed 4-valued 
MPLA. 
where during 3 = 0 the product lines from the MIN (or 
NOR) plane are precharged to V& = 5V and the evaluation 
starts with the transition of $ from low to high. The worst- 
case delays of the proposed 4-valued MPLA and the con- 
ventional 4-valued PLA are evaluated to be approximately 
1.30 ns. 
The binary PLA consists of two NOR planes and it 
is also designed by using precharge-evaluate logic. Two- 
phase clock is used to control because both product- 
line outputs in the NOR planes must be preliminarily 
precharged in a different timing, which causes a long 
switching delay in the binary PLA. Table 3 summarizes the 
comparison of the delays. 
5. Conclusion 
A compact multiple-valued MPLA based on a 
MIN/TSUM synthesis has been presented. In the MIN 
plane of the proposed multiple-valued MPLA, a univer- 
Table 3. Comparison of the worst-case delays. 
1.30 
sal literal is effectively realized by a combination of an 
LVC and a floating-gate MOS transistor which thresh- 
old voltage is programmable. In the 4-valued MPLA, 
one of 6 LVCs is selected by mask-programming an in- 
put line of a floating-gate MOS transistor. The use of 
mask-programming the LVC selection and programming 
the threshold voltage of the floating-gate MOS transistor 
makes the proposed MPLA compact. In fact, the transistor 
counts of the proposed 4-valued MPLA are the smallest of 
those of the other PLA’s. Moreover, the switching speed of 
the proposed 4-valued MPLA is comparable with those of 
the conventional multiple-valued PLA and the binary PLA. 
As a future subject, it is important to evaluate the use- 
fulness of the proposed multiple-valued MPLA in the real- 
ization of several concrete multiple-valued logic functions. 
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